Staff Digital Verification Engineer
Role Overview
Staff-level digital verification role working on Synopsys DesignWare IP for use in semiconductor products.
The role leads verification planning and delivery for critical IP and PHY blocks.
Key Skills for This Role
Full Job Posting
Role overview
Staff-level digital verification role working on Synopsys DesignWare IP for use in semiconductor products.
The role leads verification planning and delivery for critical IP and PHY blocks.
Responsibilities
- Build and evolve SystemVerilog/UVM environments for synthesizable IP cores across generations and configurations.
- Plan verification of corner cases, protocol compliance, and system interactions for serial interfaces and memory controllers.
- Develop and debug testbenches, checkers, and assertions for PHY blocks and interface logic.
- Develop PHY software requirements across configurations and use cases.
- Own verification closure, functional and code coverage, and formal signoff for critical DDR PHY blocks.
- Coordinate with RTL, architecture, and circuit teams; manage regression infrastructure and verification cycles.
- Lead strategy, review test plans, and determine verification depth.
Qualifications
- Bachelor's or Master's degree in Electrical Engineering or Electronics and Communication Engineering, and 4+ years of hands-on verification experience.
- Proven leadership of verification teams through IP project planning, execution, and signoff.
- Strong SystemVerilog/UVM testbench development experience.
- Expertise in test plans, checkers, assertions, and functional and code coverage metrics.
- Experience with serial interface protocols and IP design and verification processes; DDR or LPDDR knowledge is a plus.
- The source ends during a qualification about owning end-to-end verification deliverables, including metric closure.
Company and impact
Synopsys provides silicon design, IP, simulation, analysis, and design services.
Verification work supports DesignWare IP quality and time to market and aims to prevent bugs reaching silicon.
Posting details
Hire type is Employee.
Apply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Synopsys
Product Management , Staff
Vancouver, CAN
Synopsys is seeking a product manager for its photonics design and simulation software portfolio, including OptoCompiler and Lumerical. The role owns product strategy, customer discovery, roadmap prioritization, launches
R&D Engineering, Sr Engineer
, IND
Synopsys seeks a Senior Engineer to build production-grade agentic AI applications for semiconductor engineering workflows. Candidates need 2+ years of production software experience, Python proficiency, and hands-on exp
Hardware Validation Senior Engineering Manager
Mississauga, CAN
Synopsys is seeking an experienced engineering manager to lead hardware development for silicon validation. The role covers high-speed PCB design, simulation, lab debugging, and team development; candidates need extensiv
Validation / Verification Eng, Manager - 18754
Nepean, CAN
Synopsys seeks a hands-on manager to lead silicon validation of memory interface IP in its Nepean lab. The role combines first-silicon bring-up, electrical characterization, debug, test automation, and team management. C
Layout Design, Staff Engineer
, IND
Synopsys is seeking an experienced custom memory layout engineer to own SRAM, Register File, ROM, and memory compiler IP layouts through signoff. Candidates need substantial custom memory layout experience, strong physic
R&D Engineering, Sr Engineer
, IND
Synopsys is seeking a senior engineer to characterize and model standard cell libraries for advanced technology nodes. The role requires hands-on library characterization and Liberty modeling experience, alongside knowle
Senior Staff Analog Layout Engineer
, IND
Synopsys is seeking a senior analog layout engineer to design and deliver custom UCIe PHY layouts for chiplet products. The role focuses on advanced packaging, high-speed routing, physical verification, and cross-functio
R&D Engineering, Sr Engineer
, IND
Synopsys seeks a senior engineer to design and validate embedded memory circuits for production semiconductor products. The role focuses on SRAM, ROM, and register files, with a degree in a related field and 1–3 years of
Product Management , Staff
Vancouver, CAN
R&D Engineering, Sr Engineer
, IND
Hardware Validation Senior Engineering Manager
Mississauga, CAN
Validation / Verification Eng, Manager - 18754
Nepean, CAN
Layout Design, Staff Engineer
, IND
R&D Engineering, Sr Engineer
, IND
Senior Staff Analog Layout Engineer
, IND
R&D Engineering, Sr Engineer
, IND