R&D Engineering, Sr Engineer
Role Overview
Design and develop embedded memory IP for semiconductor products, including SRAM, ROM, and register files.
The alternate role descriptions include Memory Design Engineer, Embedded Memory Circuit Designer, SRAM Design Engineer, CMOS Circuit Design Engineer, and Memory IP Development Engineer.
Key Skills for This Role
Full Job Posting
Role overview
Design and develop embedded memory IP for semiconductor products, including SRAM, ROM, and register files.
The alternate role descriptions include Memory Design Engineer, Embedded Memory Circuit Designer, SRAM Design Engineer, CMOS Circuit Design Engineer, and Memory IP Development Engineer.
Responsibilities
- Design and simulate embedded memory circuits using Cadence Virtuoso and related tools.
- Coordinate layout activities to ensure design intent is reflected in physical implementation.
- Characterize bitcells and conduct basic reliability analysis across process, voltage, and temperature corners.
- Debug circuit-level issues through simulation analysis and propose fixes with guidance.
- Collaborate with CAD, verification, and frontend teams on requirements, timing, and integration.
- Write design notes, simulation reports, and analysis summaries.
- Use scripts to automate repetitive tasks and improve design-flow efficiency.
Requirements
- Bachelor’s or Master’s degree in Electrical Engineering, Electronics Engineering, or a related technical field.
- 1–3 years of hands-on CMOS circuit design experience with embedded memory such as SRAM, ROM, or register files.
- Working knowledge of memory architectures, bitcell design, read/write operations, and sense amplifier behavior.
- Experience with Cadence Virtuoso or similar tools for schematic capture, simulation, and layout interaction.
- C-Shell, Perl, or Python scripting exposure is a plus.
- Clear written and verbal English communication, organization, collaboration, and willingness to learn.
Role impact
Deliver memory IP blocks that meet performance, power, and area targets for high-volume semiconductor products.
Catch issues through simulation and analysis, contribute to characterization and validation, and support robust documented memory solutions.
Build reusable design methods and scripts and communicate design decisions and technical tradeoffs.
Apply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Synopsys
Product Management , Staff
Vancouver, CAN
Synopsys is seeking a product manager for its photonics design and simulation software portfolio, including OptoCompiler and Lumerical. The role owns product strategy, customer discovery, roadmap prioritization, launches
R&D Engineering, Sr Engineer
, IND
Synopsys seeks a Senior Engineer to build production-grade agentic AI applications for semiconductor engineering workflows. Candidates need 2+ years of production software experience, Python proficiency, and hands-on exp
Hardware Validation Senior Engineering Manager
Mississauga, CAN
Synopsys is seeking an experienced engineering manager to lead hardware development for silicon validation. The role covers high-speed PCB design, simulation, lab debugging, and team development; candidates need extensiv
Validation / Verification Eng, Manager - 18754
Nepean, CAN
Synopsys seeks a hands-on manager to lead silicon validation of memory interface IP in its Nepean lab. The role combines first-silicon bring-up, electrical characterization, debug, test automation, and team management. C
Layout Design, Staff Engineer
, IND
Synopsys is seeking an experienced custom memory layout engineer to own SRAM, Register File, ROM, and memory compiler IP layouts through signoff. Candidates need substantial custom memory layout experience, strong physic
Staff Digital Verification Engineer
, IND
Synopsys seeks an experienced digital verification engineer to lead verification of DesignWare IP, including PHY blocks and interface logic. The role requires 4+ years of hands-on verification experience, SystemVerilog/U
R&D Engineering, Sr Engineer
, IND
Synopsys is seeking a senior engineer to characterize and model standard cell libraries for advanced technology nodes. The role requires hands-on library characterization and Liberty modeling experience, alongside knowle
Senior Staff Analog Layout Engineer
, IND
Synopsys is seeking a senior analog layout engineer to design and deliver custom UCIe PHY layouts for chiplet products. The role focuses on advanced packaging, high-speed routing, physical verification, and cross-functio
Product Management , Staff
Vancouver, CAN
R&D Engineering, Sr Engineer
, IND
Hardware Validation Senior Engineering Manager
Mississauga, CAN
Validation / Verification Eng, Manager - 18754
Nepean, CAN
Layout Design, Staff Engineer
, IND
Staff Digital Verification Engineer
, IND
R&D Engineering, Sr Engineer
, IND
Senior Staff Analog Layout Engineer
, IND