Principal Firmware Engineer
Role Overview
Develop firmware at the hardware-software boundary for DDR, LPDDR, and HBM memory interface PHY training.
Work on performance, robustness, eye margin, and training algorithms for next-generation memory interfaces.
Key Skills for This Role
Full Job Posting
Role overview
Develop firmware at the hardware-software boundary for DDR, LPDDR, and HBM memory interface PHY training.
Work on performance, robustness, eye margin, and training algorithms for next-generation memory interfaces.
What you'll be doing
- Develop and optimize firmware for DDR, LPDDR, and HBM PHY training sequences.
- Profile instruction-level compiled firmware and implement runtime performance optimizations.
- Analyze RTL waveforms and hardware-lab testchip data to refine training algorithms.
- Study JEDEC specifications and propose algorithmic improvements to training workflows.
- Debug issues across firmware, RTL, and physical silicon using simulation and lab tools.
- Prototype emerging modeling techniques for memory training workflows.
- Mentor team engineers in firmware development, hardware debugging, and memory interface behavior.
What you'll need
- Bachelor's degree plus 12+ years, Master's plus 10+ years, or PhD plus 8+ years of software development experience in commercial or production environments.
- Deep C proficiency for embedded firmware, including resource-constrained processor optimization.
- Hands-on RTL waveform analysis and debugging using Verdi, DVE, or similar tools.
- Ability to work at the hardware-software boundary across firmware, digital logic, and physical interfaces.
- Experience profiling and optimizing compiled code for performance-critical applications.
- Strong debugging skills across firmware, RTL simulation, and hardware lab environments.
- Python and Verilog experience for test automation and RTL co-development is a strong plus.
Team and work environment
- Join the Synopsys IP Group firmware development team based in Ottawa.
- Use an advanced hardware lab and testchips for real-world validation and optimization work.
Rewards and benefits
- Comprehensive health, wellness, and financial benefits are offered.
- Total rewards include monetary and non-monetary offerings.
Apply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Synopsys
Product Management , Staff
Vancouver, CAN
Synopsys is seeking a product manager for its photonics design and simulation software portfolio, including OptoCompiler and Lumerical. The role owns product strategy, customer discovery, roadmap prioritization, launches
R&D Engineering, Sr Engineer
, IND
Synopsys seeks a Senior Engineer to build production-grade agentic AI applications for semiconductor engineering workflows. Candidates need 2+ years of production software experience, Python proficiency, and hands-on exp
Hardware Validation Senior Engineering Manager
Mississauga, CAN
Synopsys is seeking an experienced engineering manager to lead hardware development for silicon validation. The role covers high-speed PCB design, simulation, lab debugging, and team development; candidates need extensiv
Validation / Verification Eng, Manager - 18754
Nepean, CAN
Synopsys seeks a hands-on manager to lead silicon validation of memory interface IP in its Nepean lab. The role combines first-silicon bring-up, electrical characterization, debug, test automation, and team management. C
Layout Design, Staff Engineer
, IND
Synopsys is seeking an experienced custom memory layout engineer to own SRAM, Register File, ROM, and memory compiler IP layouts through signoff. Candidates need substantial custom memory layout experience, strong physic
Staff Digital Verification Engineer
, IND
Synopsys seeks an experienced digital verification engineer to lead verification of DesignWare IP, including PHY blocks and interface logic. The role requires 4+ years of hands-on verification experience, SystemVerilog/U
R&D Engineering, Sr Engineer
, IND
Synopsys is seeking a senior engineer to characterize and model standard cell libraries for advanced technology nodes. The role requires hands-on library characterization and Liberty modeling experience, alongside knowle
Senior Staff Analog Layout Engineer
, IND
Synopsys is seeking a senior analog layout engineer to design and deliver custom UCIe PHY layouts for chiplet products. The role focuses on advanced packaging, high-speed routing, physical verification, and cross-functio
Product Management , Staff
Vancouver, CAN
R&D Engineering, Sr Engineer
, IND
Hardware Validation Senior Engineering Manager
Mississauga, CAN
Validation / Verification Eng, Manager - 18754
Nepean, CAN
Layout Design, Staff Engineer
, IND
Staff Digital Verification Engineer
, IND
R&D Engineering, Sr Engineer
, IND
Senior Staff Analog Layout Engineer
, IND