Firmware Engineering Manager
Role Overview
Lead a highly experienced firmware team developing DDR, LPDDR, and HBM PHY technology for next-generation semiconductor designs.
The role combines deep firmware engineering, cross-domain debugging, customer engagement, and engineering team leadership.
Key Skills for This Role
Full Job Posting
Role overview
Lead a highly experienced firmware team developing DDR, LPDDR, and HBM PHY technology for next-generation semiconductor designs.
The role combines deep firmware engineering, cross-domain debugging, customer engagement, and engineering team leadership.
What you'll be doing
- Lead 5 to 8 firmware engineers building training algorithms and control logic for DDR, LPDDR, and HBM memory-interface PHYs.
- Manage complex PHY firmware deliverables from architecture discussions through customer deployment and support.
- Spend up to 20% of your time working with global customers to clarify requirements and resolve technical issues.
- Coach engineers on embedded C development, RTL integration, and debugging strategies.
- Drive team standards for code quality, documentation, and testing.
- Debug issues across firmware, RTL, and hardware interfaces using waveform analysis.
- Represent the team in technical reviews and stakeholder meetings.
What you'll need
- BSc, MS, or PhD in Computer Science, Electronics Engineering, or a related field.
- Experience as a technical lead or engineering manager leading embedded firmware or silicon IP development teams.
- Strong proficiency in C for embedded firmware applications and production-level code in resource-constrained environments.
- Hands-on experience with RTL waveform analysis and debugging across firmware and hardware boundaries.
- Ability to mentor and grow engineers technically.
- Strong communication skills for engineers, stakeholders, and customers.
- Experience across hardware and software development contexts, including firmware interaction with RTL and physical interfaces.
Team and technology
The role is part of Synopsys' IP Group in Ottawa, focused on DDR, LPDDR, and HBM memory-interface IP solutions.
The team works on PHY-to-memory interface training for next-generation protocols and bus speeds.
Rewards and benefits
- Synopsys offers health, wellness, and financial benefits with monetary and non-monetary total rewards.
- Recruiters provide salary range and benefits details during the hiring process.
Apply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Synopsys
Product Management , Staff
Vancouver, CAN
Synopsys is seeking a product manager for its photonics design and simulation software portfolio, including OptoCompiler and Lumerical. The role owns product strategy, customer discovery, roadmap prioritization, launches
R&D Engineering, Sr Engineer
, IND
Synopsys seeks a Senior Engineer to build production-grade agentic AI applications for semiconductor engineering workflows. Candidates need 2+ years of production software experience, Python proficiency, and hands-on exp
Hardware Validation Senior Engineering Manager
Mississauga, CAN
Synopsys is seeking an experienced engineering manager to lead hardware development for silicon validation. The role covers high-speed PCB design, simulation, lab debugging, and team development; candidates need extensiv
Validation / Verification Eng, Manager - 18754
Nepean, CAN
Synopsys seeks a hands-on manager to lead silicon validation of memory interface IP in its Nepean lab. The role combines first-silicon bring-up, electrical characterization, debug, test automation, and team management. C
Layout Design, Staff Engineer
, IND
Synopsys is seeking an experienced custom memory layout engineer to own SRAM, Register File, ROM, and memory compiler IP layouts through signoff. Candidates need substantial custom memory layout experience, strong physic
Staff Digital Verification Engineer
, IND
Synopsys seeks an experienced digital verification engineer to lead verification of DesignWare IP, including PHY blocks and interface logic. The role requires 4+ years of hands-on verification experience, SystemVerilog/U
R&D Engineering, Sr Engineer
, IND
Synopsys is seeking a senior engineer to characterize and model standard cell libraries for advanced technology nodes. The role requires hands-on library characterization and Liberty modeling experience, alongside knowle
Senior Staff Analog Layout Engineer
, IND
Synopsys is seeking a senior analog layout engineer to design and deliver custom UCIe PHY layouts for chiplet products. The role focuses on advanced packaging, high-speed routing, physical verification, and cross-functio
Product Management , Staff
Vancouver, CAN
R&D Engineering, Sr Engineer
, IND
Hardware Validation Senior Engineering Manager
Mississauga, CAN
Validation / Verification Eng, Manager - 18754
Nepean, CAN
Layout Design, Staff Engineer
, IND
Staff Digital Verification Engineer
, IND
R&D Engineering, Sr Engineer
, IND
Senior Staff Analog Layout Engineer
, IND