Physical ASIC Design Implementation Engineer
Full Job Posting
About imec Qatar
Imec Qatar is a new regional office where we drive our mission of pioneering innovative semiconductor solutions that lay the foundation for a smarter, greener, and truly AI-driven future. Specializing in advanced design tools for emerging technologies like silicon photonics and 3D integrated circuits, imec Qatar is at the forefront of chip development. We are also driving the future with intelligent solutions to optimize infrastructure and deep-tech innovations targeting applications for a sustainable society. This is more than just a new office - it is the start of an exciting journey. With the launch of imec Qatar, you have the unique opportunity to join us from day one and help shape the future of semiconductor innovation in the region. Be part of the team from the very beginning, joining us as Physical ASIC Design Implementation Engineer in Doha, Qatar.
What you will do
- Imec’s digital chip design team handles all steps from architecture to chip tapeout to the foundry. For the further extension of the physical digital implementation group, we are looking for a highly motivated engineer. The international team has an extensive industrial experience, contacts with leading industrial foundries, and long-standing relationships with all the main EDA tool vendors and IP providers. Imec also provides tapeout, prototype, fabrication and test services for advanced chips. As Physical ASIC design engineer, you will create GDSII files that can be sent to production from RTL or netlist. You will have full understanding of the complete Place&Route flow: You will:
- Set up the flow for the specific library set and foundry node used
- Set up low power design (UPF)
- Floorplanning & power grid design
- Detailed Timing Driven Placement
- STA & possible design optimisation for setup
- Clock Tree Synthesis
- Scan chain re-stitching
- Detailed Timing Driven Route (incl. SI)
- IPO’s (in-place optimization) to get the timing in all corners correct
- Solve setup & hold violations
- Sign-off extraction
- Sign-off timing
- Sign-off Power analysis
- Physical verification (DRC, ERC, LVS, ANT)
- Logic equivalent check…
- It it is an asset if you can take the lead for partitioning and split the top level SDC file into timing budget requirements/constraints of the sub-blocks for hierarchical design. You will work with other Physical Designers during the chip design cycle to drive signoff closure for tape-out. You are also looking out for AI methodology in the design flow to speed up all aspects of your work.
Who you are
You have a Master Degree in Electronics
You have experience in hierarchical physical implementation in advanced nodes with either a Synopsys or Cadence EDA tool fow.
You have experience in power reduction techniques like gated clocks, voltage domains, memory retention and switch off power domains.
You have experience in debugging any tool/flow/design issues.
You have excellent communication skills (English is a must) and can work within an international team.
You will be part of imec, and that means...
You will join a world-class research center in nanotechnology at our brand-new office in Doha, Qatar. You will be part of a team that shapes technology that will determine the society of tomorrow. Imec is an inclusive employer with an open, multicultural, and informal working environment. We provide ample room for initiative and professional development.
IMEC and its affiliates will not accept unsolicited resumes from any source other than directly from a candidate. IMEC will consider unsolicited referrals and/or resumes submitted by vendors such as search firms, staffing agencies, professional recruiters, fee-based referral services and recruiting agencies (hereafter “Agency”) to have been referred by the Agency free of charge. IMEC will not pay a fee to any Agency that does not have a prior written agreement with IMEC, validated by its HR department, in place regarding a specific job opening and allowing to submit resumes.
Requirements
- You have a Master Degree in Electronics
- You have experience in hierarchical physical implementation in advanced nodes with either a Synopsys or Cadence EDA tool fow.
- You have experience in power reduction techniques like gated clocks, voltage domains, memory retention and switch off power domains.
- You have experience in debugging any tool/flow/design issues.
- You have excellent communication skills (English is a must) and can work within an international team.
About imec
World-leading research and innovation hub in nanoelectronics and digital technologies.
Visit company websiteJobs and hiring trendsApply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at imec
Applied AI Scientist/Engineer
, QAT
imec seeks an applied AI scientist or engineer to develop AI methods for semiconductor design, compute architectures, and SoC development. The work includes prototyping and evaluating AI-enhanced design workflows and col
R&D Manager AI for Chip Design and Compute Architectures
, QAT
imec seeks an R&D manager to lead AI research and development supporting semiconductor technologies and digital applications. The role includes managing teams, AI project delivery, research pipelines, budgets, and extern
Physical ASIC Design Implementation Engineer
, QAT
Imec is seeking a Physical ASIC Design Implementation Engineer to create production-ready GDSII files and drive physical implementation through tape-out signoff. Candidates need a Master’s degree in Electronics, hierarch
R&D Manager AI for Chip Design and Compute Architectures
Doha, QAT
Engineer
, QAT
imec Qatar is hiring a DFT Engineer to architect, implement, and validate design-for-test solutions for complex SoCs and advanced integrated circuits. Applicants need 5+ years of DFT insertion and ATPG experience, strong
Postdoctoral Researcher - Experimental Biophotonic
Boston, USA
Applied AI Scientist/Engineer
Doha, QAT
Applied AI Scientist/Engineer
, QAT
R&D Manager AI for Chip Design and Compute Architectures
, QAT
Physical ASIC Design Implementation Engineer
, QAT
R&D Manager AI for Chip Design and Compute Architectures
Doha, QAT
Engineer
Doha, QAT
Engineer
, QAT
Postdoctoral Researcher - Experimental Biophotonic
Boston, USA