{bc}
company_site

Verification Engineer

Luxoft
Hyderabad, IND
Full-time
Junior · 2–4 years experience
Onsite
Discovered 2 weeks ago
Xilinx Vivado, specifically the implementation flow FPGA design flow static timing analysis and design constraints digital / logic design debug skills 2-4 years of experience Experience: Minimum 2, maximum 4 years.

Full Job Posting

Responsibilities

  • Tests the Xilinx Vivado FPGA implementation flow itself - placer, routing, static timing analysis - and analyses quality of results. EDA tool QA for an FPGA engineer, not ASIC verification.

SKILLS

  • Must have
  • Xilinx Vivado, specifically the implementation flow * FPGA design flow * static timing analysis and design constraints * digital / logic design * debug skills * 2-4 years of experience * Experience: Minimum 2, maximum 4 years.

Nice to have

  • EDA company experience * scripting / automation (Tcl, Python) * AI tool usage

Qualifications

  • Must have
  • Xilinx Vivado, specifically the implementation flow * FPGA design flow * static timing analysis and design constraints * digital / logic design * debug skills * 2-4 years of experience * Experience: Minimum 2, maximum 4 years.

Apply for this job in 1 click

Skip the repetitive application forms

Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.

Sarah M.James T.Maya R.

Trusted by over 500,000 job seekers on Base Career

Start Free Today

More from this employer

More jobs at Luxoft