Sr. Staff Physical Design Timing Engineer (STA)
Role Overview
We are hiring a Physical Design Timing Engineer to help drive backend digital execution for some of the leading photonics based interconnect solutions.
You will work alongside a team of world-class scientists and engineers in defining how the system will be optimized and trailblaze problems that are new to the industry.
If your passion is innovation, solving challenging technical problems and doing impactful work you should join our team.
In this job you will be responsible for timing constraints development, STA and timing closure on leading edge CMOS technologies and flows.
This includes synthesis through place and route, timing closure, and tapeout signoff.
Key Skills for This Role
Full Job Posting
About this role
We are hiring a Physical Design Timing Engineer to help drive backend digital execution for some of the leading photonics based interconnect solutions. You will work alongside a team of world-class scientists and engineers in defining how the system will be optimized and trailblaze problems that are new to the industry. If your passion is innovation, solving challenging technical problems and doing impactful work you should join our team.
In this job you will be responsible for timing constraints development, STA and timing closure on leading edge CMOS technologies and flows. This includes synthesis through place and route, timing closure, and tapeout signoff.
Responsibilities
- Drive the STA sign-off for our flagship Silicon photonics chips at various technology nodes.
- Analyze fab guidelines and work with the methodology team to incorporate sign off corners, margins, and derates into timing analysis flows and methodologies.
- Collaborate with the architecture, RTL, and DFT teams to analyze the timing complexities and develop consolidated timing modes and constraints for synthesis, along with PnR and chip timing sign-off flows.
- Analyze and understand the tradeoffs between power/performance and area goals to drive them into overall chip implementation flows.
- Run full-chip STA and accurately project the timing summary across scenarios.
- Leverage Tempus/PrimeTime to automate timing ECO generation for effective closure and support physical design implementation.
- Document best practices and lessons learned to drive continuous improvements in future projects.
- Qualifications:
- Bachelor’s degree in Electrical Engineering or Computer engineering
- 12 years of Physical Design experience, with a minimum of 5 years hands-on experience in ASIC STA and timing constraints development, timing closure with Cadence or Synopsys tools
- Experience in driving timing closure by effectively managing on-chip variation derates, optimizing multi-mode multi-corner constraints, and implementing robust clock tree building strategies
- Well versed with scripting languages like TCL and Python, PERL, or Shell
- Strong problem solving skills with attention to every technical aspect
- Be a strong team player with clear and precise communication skills
- Preferred Qualifications:
- Master’s degree in Electrical Engineering or Computer engineering
- A minimum of 8 years of hands-on experience in ASIC STA and timing constraints development, timing closure with Cadence or Synopsys tools
- We offer competitive compensation. The base salary range for this role determined based on location, experience, educational background, and market data.
Benefits
- Comprehensive Health Care Plan (Medical, Dental & Vision)
- Retirement Savings Matching Program
- Life Insurance (Basic, Voluntary & AD&D)
- Generous Time Off (Vacation, Sick & Public Holidays)
- Paid Family Leave
- Short Term & Long Term Disability
- Training & Development
- Commuter Benefits
- Flexible, hybrid workplace model
- Equity grants (applicable to full-time employees)
- Benefits eligibility may vary depending on your employment status and location. Lightmatter recruits, employs, trains, compensates, and promotes regardless of race, religion, color, national origin, sex, disability, age, veteran status, and other protected status as required by applicable law.
- Export Control
- Candidates should have capacity to comply with the federally mandated requirements of U.S. export control laws.
About Lightmatter
Photonic computing company merging light-based interconnects with AI hardware to build faster, more energy-efficient data center infrastructure.
Visit company websiteJobs and hiring trendsApply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Lightmatter
Staff Photonics Design & PDK Modeling Engineer
Boston, USA
Principal Digital (mixed-signal) Architect
Toronto, CAN
Lightmatter is seeking a Principal Digital Architect to own digital architecture for high-speed photonic mixed-signal communication chips. The role spans system architecture, digital control, RTL direction, product roadm
Electro-Optic Link Hardware Engineer
Boston, USA
Senior Photonics Circuit Design Engineer
Boston, USA
Staff Photonics Design & PDK Modeling Engineer
Boston, USA
Sr SDET– Firmware Automation
Toronto, CAN
Principal Product Manager, Photonics
, USA
Sr. Staff Product Manager (Photonics)
Boston, USA
Principal Digital (mixed-signal) Architect
Toronto, CAN
Photonics Architect
Boston, USA
