DFT Engineer
Full Job Posting
Key Responsibilities
RTL Design & Implementation
Own RTL design for assigned blocks from microarchitecture through synthesis sign-off
Develop high-quality, synthesizable Verilog/SystemVerilog with strong attention to PPA
Drive design reviews, lint, CDC, and timing closure activities to silicon-ready quality
Cross-Functional Execution
Partner with architecture to translate specifications into implementation-ready microarchitecture
Collaborate with verification on testplans, coverage closure, and bug triage
Work with DFT and physical design teams on scan, BIST, floorplanning, and timing closure
Technical Leadership & Quality
Mentor junior engineers and contribute to design methodology, scripts, and best practices
Debug complex pre-silicon and post-silicon issues across RTL, gate-level, and emulation environments
Drive structured, data-driven design decisions in support of aggressive tapeout schedules
Basic Qualifications
Bachelor's degree in Electrical Engineering, Computer Engineering, or related field
5+ years of digital design experience, including at least one full chip from spec to tapeout
Strong proficiency in Verilog/SystemVerilog, RTL coding, and synthesis flows
Hands-on experience with timing closure, CDC, lint, and low-power design techniques
Solid understanding of high-speed serial interfaces (PCIe, Ethernet, or similar) and SoC integration
Preferred Qualifications
MS or PhD in Electrical Engineering or Computer Engineering
Experience with PCIe Gen5/Gen6, CXL, UALink, UCIe, or Ethernet MAC/PCS designs
Familiarity with formal verification, emulation, or assertion-based methodologies
Background in advanced process nodes (7nm, 5nm, or below)
Strong debug skills across pre-silicon and post-silicon environments
Salary range is $133,200 to $185,000 depending on experience, level, and business need. This role may be eligible for discretionary bonus, incentives and benefits.
We know that creativity and innovation happen more often when teams include diverse ideas, backgrounds, and experiences, and we actively encourage everyone with relevant experience to apply, including people of color, LGBTQ+ and non-binary people, veterans, parents, and individuals with disabilities.
About Astera Labs
Semiconductor company designing purpose-built connectivity solutions for rack-scale AI infrastructure, enabling data-intensive workloads in modern data centers.
Visit company websiteJobs and hiring trendsApply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Astera Labs
Physical Design Engineering Director
Toronto, CAN
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the fu
Principal Physical Design Engineer
Bengaluru, IND
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the fu
Senior Principal Engineer- Field Applications
San Jose, USA
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the fu
Principal EPM
San Jose, USA
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the fu
Principal Post-Silicon Validation Engineer
San Jose, USA
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the fu
Firmware Engineer
San Jose, USA
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the fu
Principal / Senior Principal Electrical Design Engineer
San Jose, USA
Astera Labs (NASDAQ: ALAB) provides rack-scale AI infrastructure through purpose-built connectivity solutions. By collaborating with hyperscalers and ecosystem partners, Astera Labs enables organizations to unlock the fu
Physical Design Engineering Director
Toronto, CAN
Principal Physical Design Engineer
Bengaluru, IND
Senior Principal Engineer- Field Applications
San Jose, USA
Principal EPM
San Jose, USA
Principal Post-Silicon Validation Engineer
San Jose, USA
Firmware Engineer
San Jose, USA
Principal / Senior Principal Electrical Design Engineer
San Jose, USA
Firmware Engineer Intern Spring Co-Op
Vancouver, CAN
