"Senior ASIC Physical Design Engineer, Cache Coherent Interconnects" Jobs in United States

As a member of our CPU Cache Coherent Interconnects Design Team, you will be responsible for the physical design of CPU on-chip interconnect network and last-level caches, working on implementation, synthesis and timing