Staff Digital Verification Engineer
Role Overview
We are looking for a highly motivated Staff Digital Verification Engineer with 6-10 years of experience in ASIC/SoC verification. The ideal candidate will have strong expertise in System Verilog (SV) and UVM , along with hands-on experience in developing scalable verification environments, coverage-driven verification, and debugging complex RTL and gate-level issues. Exposure to Gate-Level Simulation (GLS) is required, while experience with fault injection simulations will be considered a strong advantage.
#LI-DJ1
Key Skills for This Role
Full Job Posting
Position Summary
We are looking for a highly motivated Staff Digital Verification Engineer with 6-10 years of experience in ASIC/SoC verification. The ideal candidate will have strong expertise in System Verilog (SV) and UVM , along with hands-on experience in developing scalable verification environments, coverage-driven verification, and debugging complex RTL and gate-level issues. Exposure to Gate-Level Simulation (GLS) is required, while experience with fault injection simulations will be considered a strong advantage.
#LI-DJ1
Key Responsibilities
- Expected to take ownership and lead verification efforts across IP, subsystem, and SoC-level projects and work independently.
- Independently Architect and develop reusable verification environments using System Verilog and UVM.
- Create constrained-random, directed, and scenario-based test cases.
- Develop scoreboards, monitors, protocol checkers, assertions (SVA), and coverage models.
- Analyze and debug RTL and gate-level simulation failures for timing and functional signoff.
- Analyze, debug, and enhance C/C++ golden reference models for functional verification.
- Execute, and debug fault injection simulations to validate functional safety requirements and fault handling mechanisms.
- Collaborate closely with design, DFT, physical design, and architecture teams to resolve issues and support sign-off activities.
- Work with AI-assisted engineering tools (e.g., GitHub Copilot, Microsoft Copilot, LLM-based code generation/debug tools, AI-driven verification productivity solutions) to enhance regression infrastructure and verification automation
- #LI-DJ1
Qualifications
- Master's degree in Electronics, Electrical Engineering, Computer Engineering, or a related field.
- 6-10 years of hands-on experience in Digital/ASIC/SoC Verification.
- Strong expertise in: System Verilog (Mandatory) and UVM (Mandatory)
- Familiarity with industry-standard simulators such as Xcelium and Questa.
- Verification experience with some or all protocols such I2C, AHB/APB, MIPI
- #LI-DJ1
About Company
We are committed to sourcing, attracting, and hiring high-performance innovators, while providing all candidates a positive recruitment experience that builds our brand as a great place to work.
Company
onsemi (Nasdaq: ON) is driving disruptive innovations to help build a better future. With a focus on automotive and industrial end-markets, the company is accelerating change in megatrends such as vehicle electrification and safety, sustainable energy grids, industrial automation, and 5G and cloud infrastructure. With a highly differentiated and innovative product portfolio, onsemi creates intelligent power and sensing technologies that solve the world’s most complex challenges and leads the way in creating a safer, cleaner, and smarter world.
More details about our company benefits can be found here
- https://www.onsemi.com/careers/career-benefits
About onsemi
Supplier of intelligent power and sensing technologies.
Visit company websiteJobs and hiring trendsApply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at onsemi
Planning Technician (Day 1 shift and Day 2 shift)
, USA
Schedule: Alternating Work Schedule (AWS) providing coverage for weekends, holidays, and off-shift operations. Position Summary The Planning Technician supports Materials Planning operations by monitoring inventory healt
Integration Engineering Manager, New Product Development
, USA
The Integration Engineering Manager for New Product Development will lead Integration Engineering activities supporting the introduction of new technologies and products into manufacturing. This role is responsible for c
Staff Layout Engineer
Bengaluru, IND
Senior Layout Engineer
Bengaluru, IND
Senior Layout Engineer
Bengaluru, IND
Staff Layout Engineer
Bengaluru, IND
Senior Layout Engineer
Bengaluru, IND
Staff Layout Engineer
Bengaluru, IND
Planning Technician (Day 1 shift and Day 2 shift)
, USA
Integration Engineering Manager, New Product Development
, USA