Staff Design Verification Engineer
Key Skills for This Role
Full Job Posting
Responsibilities
- Verification Planning and Execution : Develop and execute comprehensive verification plans. Close verification with coverage closure, ensuring high-quality results. Apply standard ASIC verification techniques, including test planning, testbench creation, code and functional coverage, directed and random stimulus generation, and assertions.
- Develop and execute comprehensive verification plans.
- Close verification with coverage closure, ensuring high-quality results.
- Apply standard ASIC verification techniques, including test planning, testbench creation, code and functional coverage, directed and random stimulus generation, and assertions.
- Testbench Development : Create and enhance testbenches using SystemVerilog (OVM/UVM) or other standard testbench languages. Implement reusable Verification IP (VIP) components. Collaborate with third-party VIP providers.
- Create and enhance testbenches using SystemVerilog (OVM/UVM) or other standard testbench languages.
- Implement reusable Verification IP (VIP) components.
- Collaborate with third-party VIP providers.
- Methodology and Flows : Demonstrate a solid understanding of ASIC design and verification methodologies. Apply object-oriented programming principles effectively. Implement constraint random verification methodology.
- Demonstrate a solid understanding of ASIC design and verification methodologies.
- Apply object-oriented programming principles effectively.
- Implement constraint random verification methodology.
- Technical Skills : Proficiency in SystemVerilog (OVM/UVM) and other relevant languages (C/C++, Perl, Tcl, Python, Verilog PLI). Familiarity with industry standards (e.g., I2C/SPI). Experience with low-power verification using UPF (Unified Power Format) is a plus. Knowledge of formal verification techniques is advantageous.
- Proficiency in SystemVerilog (OVM/UVM) and other relevant languages (C/C++, Perl, Tcl, Python, Verilog PLI).
- Familiarity with industry standards (e.g., I2C/SPI).
- Experience with low-power verification using UPF (Unified Power Format) is a plus.
- Knowledge of formal verification techniques is advantageous.
- Collaboration and Communication : Work effectively with internal teams and external customers. Strong written and verbal communication skills. Initiative, analytical problem-solving abilities, and adaptability within a diverse team environment.
- Work effectively with internal teams and external customers.
- Strong written and verbal communication skills.
- Initiative, analytical problem-solving abilities, and adaptability within a diverse team environment.
Required Qualifications
- Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field.
- 10 Years of experience in SoC/IP verification,.
- Strong expertise in SystemVerilog , UVM , and advanced verification methodologies.
- Hands-on experience with ARM-based SoC architectures , AMBA protocols (AXI/AHB/APB), and system-level interactions.
- Proven ability to build reusable, scalable testbench architectures .
- Solid understanding of test planning , coverage-driven verification, and verification metrics.
- Experience with GLS , timing verification, and debug.
- Knowledge of power-aware verification (UPF/CPF).
- Strong scripting and automation skills (Python, Perl, Shell, Make, etc.).
- Exposure to AI/ML techniques applied to verification (e.g., intelligent stimulus generation, failure triage, coverage optimization).
- Excellent problem-solving, debugging, and communication skills.
- #LI-RT1
More details about our company benefits can be found here
- https://www.onsemi.com/careers/career-benefits
About onsemi
Supplier of intelligent power and sensing technologies.
Visit company websiteJobs and hiring trendsApply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at onsemi
Planning Technician (Day 1 shift and Day 2 shift)
, USA
Schedule: Alternating Work Schedule (AWS) providing coverage for weekends, holidays, and off-shift operations. Position Summary The Planning Technician supports Materials Planning operations by monitoring inventory healt
Integration Engineering Manager, New Product Development
, USA
The Integration Engineering Manager for New Product Development will lead Integration Engineering activities supporting the introduction of new technologies and products into manufacturing. This role is responsible for c
Staff Layout Engineer
Bengaluru, IND
Senior Layout Engineer
Bengaluru, IND
Senior Layout Engineer
Bengaluru, IND
Staff Layout Engineer
Bengaluru, IND
Staff Layout Engineer
Bengaluru, IND
Senior Layout Engineer
Bengaluru, IND
Planning Technician (Day 1 shift and Day 2 shift)
, USA
Integration Engineering Manager, New Product Development
, USA