Sr Principal Design Engineer
Full Job Posting
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
12-14 yrs of work experiences in VLSI domain with Master’s/bachelor’s degree in engineering Strong expertise in Verilog, HVL(SV, Specman e) with UVM/OVM/eRM methodology Expertise in assertions development/closure, constraint randomization, functional and code coverages, formal verification Expertise in test-bench development Strong RTL and GLS (w/ or w/o SDF) sim debug skills Should be able to manage project schedule and delivery independently
Should be good in Perl/Tcl scripting and automation
About Cadence Design Systems
Computational software provider for electronic design and system development.
Visit company websiteJobs and hiring trendsApply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Cadence Design Systems
Digital Electronics Principal Verification Engineer
Edinburgh, GBR
Principal Design Engineer
Bengaluru, IND
Product Engineer II
Bengaluru, IND
Solutions Engineer - AE
, USA
Digital Electronics Principal Verification Engineer
Edinburgh, GBR
Principal Analog IC Designer
Toronto, CAN
Sr Custom Silicon Sales Executive
Burlington, USA
Lead Software Engineer
Noida, IND
Lead Design Engineer
Bengaluru, IND