SoC Verification Engineer - Design for Debug/Design For Test

Job Description

Come join Intel's Design Development Group organization as an SOC Validation engineering focused on Design for Debug (DFD) and Design for Test ( DFT ).

As a member of the product team, you will work firsthand with multi-function teams/sites, implementing and validating state-of-the-art debug solutions appropriate for new and existing technology in the product. In this role you will be working as part of a pre-silicon validation team for future Intel SoCs or IPs, focusing on debug validation. You will be working with pre-silicon and post -silicon validation teams to improve debug features and tools suites. You will also work closely with post-silicon validation SW teams on debug tool validation and silicon enabling. You will be pioneering new debug tools and flows, reviewing and publishing architectural specs and supporting next-generation silicon enabling on system platforms.

Your responsibilities will include but not be limited to:

Validation of Design for Debug features (e.g. low and high-bandwidth signal tracing and event triggering) using simulation, emulation, and/or FPGA
Validation of Design for Test features like TAP, SCAN and so on.
Knowledge on Tessent tools will be a plus
Development of testcases in Python for Emulation platform
Post-si support
Creating test plans and tests for validating portions of a complex microarchitecture using written specs, RTL code and other tests as a guide
Learning the Power Management, Memory and SoC debug architecture and microarchitecture by debugging failures to the root cause
Developing and utilizing various debug and validation tools and/or methodologies to implement validation plans with the goal being to ensure a solid design
Participating in the debug of failures on silicon and developing new testing strategies to detect these failures on RTL models
Developing debugging tools and software

Qualifications

Minimum Qualifications:

Candidate must have either a BS or MS in Computer Science, Computer Engineering or Electrical Engineering.
Extensive Pre-silicon and Post-silicon Track record of driving debug tools enabling and validation, improvements and getting them adopted by others
Proven record of working across validation teams to solve problems
Expert of HW and SW Interaction and debug to root cause
Experience working across validation, architecture, SW, design teams and Post-Si to resolve debug issues
Minimum 4 yrs experience with DFD/DFT
Minimum 8 yrs experience with writing validation plans and software to implement those validation plans
Minimum 4 yrs experience with Programming languages/Scripting: C, Python, Verilog and System Verilog
Minimum 4 yrs experience with computer architecture

Preferred Qualifications:

4yrs+ experience with Design for Debug/Design for Test
4yrs+ experience with validation or testing experience
3yrs+ experience with industry standards such as ATB, Core sight, JTAG
Experience with Tessent tool would be a plus
2+ experience in Emulation and Post-Si support

Posting Statement

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Benefits

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here.

It has come to our notice that some people have received fake job interview letters ostensibly issued by Intel, inviting them to attend interviews in Intel’s offices for various positions and further requiring them to deposit money to be eligible for the interviews. We wish to bring to your notice that these letters are not issued by Intel or any of its authorized representatives. Hiring at Intel is based purely on merit and Intel does not ask or require candidates to deposit any money. We would urge people interested in working for Intel, to apply directly at https://jobs.intel.com/ and not fall prey to unscrupulous elements.

Working Model

This role will be eligible for our hybrid work model which allows employees to split their time between working on-site at their assigned Intel site and off-site. Job posting details (such as work model, location or time type) are subject to change.