Silicon Engineer, Power Analysis, DeepMind
Key Skills for This Role
Full Job Posting
Responsibilities
- Architect advanced technology node power solutions and establish use case budgets with block and full-chip estimations.
- Lead and drive the automation and integration of power analysis processes—including RTL power analysis, optimization, IP selection, physical design, and timing closure—into our automated flow.
- Apply hardware expertise to build, create, and integrate software components for automated early- and late-stage power analysis and optimization.
- Partner with systems power and cross-functional teams to define, execute, and advocate for power management and reduction methodologies from SoC architecture through sign-off.
- Specify requirements for power management IPs while managing their design, integration, and post-silicon validation.
- - Architect advanced technology node power solutions and establish use case budgets with block and full-chip estimations. - Lead and drive the automation and integration of power analysis processes—including RTL power analysis, optimization, IP selection, physical design, and timing closure—into our automated flow. - Apply hardware expertise to build, create, and integrate software components for automated early- and late-stage power analysis and optimization. - Partner with systems power and cross-functional teams to define, execute, and advocate for power management and reduction methodologies from SoC architecture through sign-off. Specify requirements for power management IPs while managing their design, integration, and post-silicon validation.
Minimum qualifications:
7 years of experience working in ASIC power analysis & optimization, including experience with production chips
Experience in tape-outs of chips
Experience interacting and collaborating with silicon foundries and other external vendors for the tapeout process
Experience with Verilog and industry-standard EDA tools for power analysis & optimization design (e.g., PP-RTLA, PowerArtist, PrimeTime-PX, PrimeTime, Cadence Innovus, Synopsys Fusion Compiler)
Experience with scripting languages (e.g., Perl, Tcl) for automation of power analysis & optimization flows
Software development experience
Preferred qualifications:
Master's degree or PhD in Electrical Engineering, Physics or related field
Qualifications
- Minimum qualifications: - 7 years of experience working in ASIC power analysis & optimization, including experience with production chips - Experience in tape-outs of chips - Experience interacting and collaborating with silicon foundries and other external vendors for the tapeout process - Experience with Verilog and industry-standard EDA tools for power analysis & optimization design (e.g., PP-RTLA, PowerArtist, PrimeTime-PX, PrimeTime, Cadence Innovus, Synopsys Fusion Compiler) - Experience with scripting languages (e.g., Perl, Tcl) for automation of power analysis & optimization flows - Software development experience Preferred qualifications: - Master's degree or PhD in Electrical Engineering, Physics or related field
About Google
Technology company specializing in search, advertising, cloud computing, and AI
Visit company websiteJobs and hiring trendsApply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Google
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Sunnyvale, USA
Staff Software Engineer, BigQuery Processing Core Runtime
Kirkland, USA
Land Development Manager, Data Centers
Kirkland, USA
Global Commodity Manager, GPU, ISM
Kirkland, USA
Silicon Design Manager, RTL Machine Learning, Accelerator Design
Sunnyvale, USA
Senior Designer, Brand Studio
Los Angeles, USA
Business Intelligence Developer, Cloud Finance
Kirkland, USA
Associate, Business Operations and Strategy
San Jose, USA
Machine Learning Staff Software Engineer, Search Personalization
, USA
