Senior DFT Design Engineer
Role Overview
The Altera DFT team is looking for a motivated DFT (Design for Testability) Design Engineer to join an industry-leading IC design organization. This is an opportunity to work on cutting-edge technologies including FPGA, processor, DSP, SERDES, IO, 2.5D/3D multi-die packaging, and other advanced solutions that will drive future innovation.
As a Senior DFT Design Engineer, you will be responsible for DFT architecture and implementation, including DFT specifications, test logic insertion, test mode timing constraints, ATPG, and pre-silicon validation. You will also contribute to the development of DFT methodologies and flows to improve pre-silicon and post-silicon validation processes.
This role provides the opportunity to work closely with IP and integration design teams to understand design and functional behaviors of complex circuits, as well as with test development teams to meet manufacturing test requirements for coverage, cost, yield, and silicon bring-up/debug.
Key Skills for This Role
Full Job Posting
About the Role:
The Altera DFT team is looking for a motivated DFT (Design for Testability) Design Engineer to join an industry-leading IC design organization. This is an opportunity to work on cutting-edge technologies including FPGA, processor, DSP, SERDES, IO, 2.5D/3D multi-die packaging, and other advanced solutions that will drive future innovation.
As a Senior DFT Design Engineer, you will be responsible for DFT architecture and implementation, including DFT specifications, test logic insertion, test mode timing constraints, ATPG, and pre-silicon validation. You will also contribute to the development of DFT methodologies and flows to improve pre-silicon and post-silicon validation processes.
This role provides the opportunity to work closely with IP and integration design teams to understand design and functional behaviors of complex circuits, as well as with test development teams to meet manufacturing test requirements for coverage, cost, yield, and silicon bring-up/debug.
Responsibilities:
- Define and implement DFT architectures and specifications for FPGA, processors, DSP, SERDES, IO, and multi-die designs.
- Perform test logic insertion, ATPG pattern generation, and pre-silicon validation for manufacturability and quality.
- Collaborate with IP and integration design teams to align DFT features with design functionality and timing.
- Partner with test development teams to support silicon bring-up, debug, and production readiness.
- Contribute to DFT methodology and automation flows to enhance scalability and efficiency.
- Ensure manufacturability goals are met, including test coverage, test cost optimization, yield improvement, and debug support.
- Salary Range
- The pay range below is for Bay Area California only. Actual salary may vary based on a number of factors including job location, job-related knowledge, skills, experiences, trainings, etc. We also offer incentive opportunities that reward employees based on individual and company performance.
- $187,000 - $270,700 USD
- We use artificial intelligence to screen, assess, or select applicants for the position. Applicants must be eligible for any required U.S. export authorizations.
- #LI-MD1
Minimum Qualifications
- Bachelor’s degree in Electrical Engineering, Computer Engineering, or related field with 10+ years of industry experience in the following – OR – Master’s degree in Electrical Engineering, Computer Engineering, or related field with 8+ years of industry experience in the following:
- 8+ years of experience in DFT design and verification at both RTL and gate level.
- Experience in EDA tools such as synthesis and scan insertion tools, ATPG tools, simulation and debug tools, STA tools
- Design automation experience and proficiency in scripting languages such as Perl/TCL
Preferred Qualifications
- Experience with test compression, BIST (MBIST/LBIST), and advanced fault models.
- Prior experience with 2.5D/3D multi-die designs and high-speed IO/SerDes DFT.
- Regular
- Shift 1 (United States of America)
- San Jose, California, United States
- All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
Job Type:
Regular
Shift:
Shift 1 (United States of America)
Primary Location:
San Jose, California, United States
Posting Statement:
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
About Altera
Independent designer and manufacturer of programmable logic devices.
Visit company websiteJobs and hiring trendsApply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Altera
Signal Processing Specialist Field Applications Engineer (FAE)-West Region
Sacramento, USA
Director, Global Cybersecurity GRC & Third-Party Risk Management (TPRM) SEA
Bengaluru, IND
Senior Analyst, AI-Enabled Strategy & Long-Term Planning
San Jose, USA
Executive Administrative Assistant
San Jose, USA
Signal Processing Specialist Field Applications Engineer (FAE)-West Region
Sacramento, USA
AI Cloud Data Engineer
Toronto, CAN
Software Intern
Toronto, CAN
IP Design PEY Intern
Toronto, CAN
FPGA IP Software Development Engineer
Bengaluru, IND
Director, Global Cybersecurity GRC & Third-Party Risk Management (TPRM) SEA
Bengaluru, IND
Senior Analyst, AI-Enabled Strategy & Long-Term Planning
San Jose, USA