Principal Product Validation Engineer
Full Job Posting
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
The person should be an Electrical, Electronics or Computer Science Engineer with very good understanding of HDLs (Verilog and/ or VHDL).
Prior experience in simulation/emulation using these languages. He/ she should have a good working knowledge of EDA tools (Cadence/ Others) with focus towards debugging design/ verification problems using these tools.
Experience in process automation with scripting.
Experience with SystemVerilog, C++, UVM.
Experience with Functional Verification of complex digital systems, e.g. SoC Verification, with a Hardware Verification Language (HVL) like SystemVerilog.
Experience designing and implementing complex functional verification environments is required.
Knowledge of protocols like PCIe, USB3/4, DP an added advantage.
Qualifications
- Experience with SystemVerilog, C++, UVM.
- Experience with Functional Verification of complex digital systems, e.g. SoC Verification, with a Hardware Verification Language (HVL) like SystemVerilog.
About Cadence Design Systems
Computational software provider for electronic design and system development.
Visit company websiteJobs and hiring trendsApply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Cadence Design Systems
Digital Electronics Principal Verification Engineer
Edinburgh, GBR
Principal Design Engineer
Bengaluru, IND
Product Engineer II
Bengaluru, IND
Solutions Engineer - AE
, USA
Digital Electronics Principal Verification Engineer
Edinburgh, GBR
Principal Analog IC Designer
Toronto, CAN
Sr Custom Silicon Sales Executive
Burlington, USA
Lead Software Engineer
Noida, IND
Lead Design Engineer
Bengaluru, IND