Principal Design Engineer
Full Job Posting
At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.
Candidate should have worked on Finfet technology layouts. Exposure to technology nodes like 3nm/5nm and 7nm is required.
Candidate should have 6+ years of experience in custom layout. Experience on high-speed analog mixed-signal layout is desirable.
Role:
Candidate will own and Lead Major blocks of Memory PHY Layout design.
Candidate would perform hand-on design of critical analog and high-speed layout blocks.
Candidate would co-ordinate design work with Circuit leads, layout contractors and layout team members.
Candidate would participate in layout reviews by presenting and reviewing custom layout designs.
About Cadence Design Systems
Computational software provider for electronic design and system development.
Visit company websiteJobs and hiring trendsApply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Cadence Design Systems
Digital Electronics Principal Verification Engineer
Edinburgh, GBR
Principal Design Engineer
Bengaluru, IND
Product Engineer II
Bengaluru, IND
Solutions Engineer - AE
, USA
Digital Electronics Principal Verification Engineer
Edinburgh, GBR
Principal Analog IC Designer
Toronto, CAN
Sr Custom Silicon Sales Executive
Burlington, USA
Lead Software Engineer
Noida, IND
Lead Design Engineer
Bengaluru, IND