FPGA Silicon Design Verification Engineer
Role Overview
From the IoT to the data center, Altera offers a broad portfolio of programmable logic solutions that allow customers to solve a wide variety of system level challenges.
Be part of the talented PCIe IP design verification team
We are looking for experienced IP design verification engineer
Responsibility includes
Create comprehensive verification plan based on FPGA IP architecture specifications and carry out all the IP verification tasks. Developing IP, subsystem or system level testbench, create tests, and necessary coverage goals based on specification to verify the implementation. Review verification and validation results against the coverage goals. Writing, analysing and achieving coverage metrics with failures debugging as well as bug filling and closure. Interfacing with 3rd party vendors for latest industry tool and methodology or VIP exposure and evaluation Understanding and enhancement of Design Verification processes in the FPGA development flow Apply advanced techniques to achieve verification and validation with the highest quality, productivity, and time to market. Provide practical, innovative solutions to complex problems.
This role requires excellent communication and leadership skills and a proven ability to work with challenging schedules.
Join our team of innovators to push the boundaries of what’s possible and move into the future.
Key Skills for This Role
Full Job Posting
Job Description:
From the IoT to the data center, Altera offers a broad portfolio of programmable logic solutions that allow customers to solve a wide variety of system level challenges.
Be part of the talented PCIe IP design verification team
We are looking for experienced IP design verification engineer
Responsibility includes
Create comprehensive verification plan based on FPGA IP architecture specifications and carry out all the IP verification tasks. Developing IP, subsystem or system level testbench, create tests, and necessary coverage goals based on specification to verify the implementation. Review verification and validation results against the coverage goals. Writing, analysing and achieving coverage metrics with failures debugging as well as bug filling and closure. Interfacing with 3rd party vendors for latest industry tool and methodology or VIP exposure and evaluation Understanding and enhancement of Design Verification processes in the FPGA development flow Apply advanced techniques to achieve verification and validation with the highest quality, productivity, and time to market. Provide practical, innovative solutions to complex problems.
This role requires excellent communication and leadership skills and a proven ability to work with challenging schedules. Join our team of innovators to push the boundaries of what’s possible and move into the future.
Qualifications:
- MSEE/BSEE or equivalent with 5 years of experience in IP / SoC design verification.
- Strong in System Verilog, UVM, Verilog
- Strong in coverage-based verification methodology with assertions
- Knowledge on PCIe is a must
- Familiar with Perl, Python, Java is a plus
- Familiarity with Intel Quartus or Xilinx Vivado is a plus.
- Strong skills in communication, initiative, promote innovation and teamwork
- Highly motivated to learn and adapt to fast changing technologies and environments
- Demonstrates fundamental values such as accountability, integrity and a winning mindset
- Posting Statement
About Altera
Independent designer and manufacturer of programmable logic devices.
Visit company websiteJobs and hiring trendsApply for this job in 1 click
Skip the repetitive application forms
Install the Base Career Chrome Extension and autofill job applications across major job boards with your profile.
Trusted by over 500,000 job seekers on Base Career
More from this employer
More jobs at Altera
Signal Processing Specialist Field Applications Engineer (FAE)-West Region
Sacramento, USA
Director, Global Cybersecurity GRC & Third-Party Risk Management (TPRM) SEA
Bengaluru, IND
Senior Analyst, AI-Enabled Strategy & Long-Term Planning
San Jose, USA
Executive Administrative Assistant
San Jose, USA
Signal Processing Specialist Field Applications Engineer (FAE)-West Region
Sacramento, USA
AI Cloud Data Engineer
Toronto, CAN
Software Intern
Toronto, CAN
IP Design PEY Intern
Toronto, CAN
FPGA IP Software Development Engineer
Bengaluru, IND
Director, Global Cybersecurity GRC & Third-Party Risk Management (TPRM) SEA
Bengaluru, IND
Senior Analyst, AI-Enabled Strategy & Long-Term Planning
San Jose, USA